



An efficient pipelined architecture for real-valued Fast Fourier Transform

M. Aravind Kumar & K. Manjunatha Chari

To cite this article: M. Aravind Kumar & K. Manjunatha Chari (2017) An efficient pipelined architecture for real-valued Fast Fourier Transform, International Journal of Electronics, 104:4, 692-708, DOI: [10.1080/00207217.2016.1242165](https://doi.org/10.1080/00207217.2016.1242165)

To link to this article: <http://dx.doi.org/10.1080/00207217.2016.1242165>



Accepted author version posted online: 25 Oct 2016.
Published online: 17 Nov 2016.



Submit your article to this journal [↗](#)



Article views: 4



View related articles [↗](#)



View Crossmark data [↗](#)



An efficient pipelined architecture for real-valued Fast Fourier Transform

M. Aravind Kumar^a and K. Manjunatha Chari^b

^aElectronics & Communication Engineering, GVVIT Engineering College, Bhimavaram, India; ^bElectronics & Communication Engineering, GITAM University, Hyderabad, India

ABSTRACT

Real-valued Fast Fourier Transform (FFT) plays an important role in today's digital world because of the fact that most of the signals contain real values. The FFT computation of real signals using conventional techniques requires more hardware space with high power consumption, which is the most important task for a researcher while designing VLSI architectures. This can be eradicated by clearly analysing the symmetric property of the real-valued signals. In this paper, we have adopted the symmetric property and designed an efficient pipelined architecture for 16-point DIF FFT. The pipeline scheme reduce the processing time at the cost of some registers and in order to contribute efficiently for power reduction we have modified the complex multiplier with reduced internal real multipliers which are in turn replaced by an modified canonic signed digit multiplier (CSDM) with resource-sharing technique. The complete module is synthesised and simulated using Xilinx ISE 14.1 with the target device is Virtex-5 xc5v1x110T. The experimental results verify that our implemented design is more efficient in terms of speed, area and power when comparing with similar works.

ARTICLE HISTORY

Received 19 September 2015
Accepted 4 September 2016

KEYWORDS

Real Fast Fourier Transform (RFFT); Fast Fourier Transform (FFT); complex multiplier; canonic signed digit multiplier (CSDM); Pipelining

1. Introduction

Fast Fourier Transform (FFT) and its opposite [inverse FFT (IFFT)] are most generally utilised in calculation as a part of advanced sign preparing applications (Oppenheim, Schafer, & Buck, 1998; Teymourzadeh, Abigo, & Hoong, 2014). Ordinarily, FFT/IFFT works over complex numbers and delivers complex numbers. A few plans had been introduced for calculation of FFT and IFFT of complex numbers [complex FFT (CFFT)/complex IFFT (CIFFT) (He & Torkelson, 1998; Lin & Lee, 2007; Lin, Liu, & Lee, 2005). The enthusiasm for calculation of quick Fourier change (FFT) for genuine esteemed signs (RFFT) has been expanding, subsequent to about the greater part of the physical signs, which is genuine and set up quick Fourier change of Hermitian-symmetric signs, alluded to as genuine set up quick Fourier change (RIFFT) (Oppenheim et al., 1998). In this manner, about portion of the calculations are repetitive. This property can be abused to lessen the equipment multifaceted nature. Pipelined equipment design is broadly utilised for calculation of FFT, in light of the fact that it offers high throughput, low inactivity, low range and power utilisation (Salehi et al., 2013).

The RFFT has real impact in various fields, for example, correspondence frameworks, biomedical applications, sensors and radar signal handling. The primary thought for utilising genuine esteemed FFT is to locate the middle symmetries that happen in the calculation while changing

Efficient Audio Noise Reduction System Using Butterworth Chebyshev and Elliptical filter

Aravind Kumar M and Manjunatha Chari K



ISSN 1975-0080

Volume 12, Number 1, 2017

International Journal of Multimedia and Ubiquitous Engineering

Vol. 12, No. 1 (2017), pp.225-238

<http://dx.doi.org/10.14257/ijmue.2017.12.1.19>



Science & Engineering Research Support soCiety

Copyright © 2017 SERSC

All rights reserved

Efficient Audio Noise Reduction System Using Butterworth Chebyshev and Elliptical filter

Aravind Kumar M* and Manjunatha Chari K

Department of ECE, GITAM University, GITAM School of Technology
Hyderabad, Telangana, India
aravindkumarmtech@gmail.com

Abstract

Digital signal processing is widely used to manipulate, modify, enhance or filter signals such as speech, audio, image and telecommunication signal. Signals can be processed in the analog domain, but the digital domain offers high speed, better accuracy, greater flexibility increased storing capabilities and simple implementation. The audio signal noise reduction has become a fundamental area of research for many real world applications. There are two forms of filters one is fixed, and another one is tunable. Fixed filters measure those within which passband frequencies and stop band frequencies, square measure mounted whereas just in case of tunable filters, passband and stop band frequencies measured variable. These frequencies will be modified consistent with the need of the applications. Tunable digital filters are widely used in medical electronics, digital audio instrumentation, telecommunications and control systems. It is often the essential requirement for removal of noise from the audio signal.

Keywords: Fixed Filters, Tunable Filters, Audio Noise Reduction System

1. Introduction

It is vital for engineers of inserting frameworks, processors, and tools targeting video applications. The audio noise reduction system is the system that's accustomed take away the noise from the audio signal. Audio noise reduction systems are classified into two basic processes. Coming to the primary process is that the complementary sort that involves compressing the audio signal in a well-defined manner before it's recorded. The second method is that the single-ended or non-complementary sort that utilizes techniques to cut back the noise level already placed within the supply material—in essence a playback solely noise reduction system. This method is employed by the LM1894 integrated circuit, is designed for the reduction of hearable noise in nearly any audio source. Noise reduction is the method of removing noise in the signal. All analog or digital recording devices have traits that build them vulnerable to noise [15].

In device's mechanism or processing algorithms having noise. That will be white or random noise without coherence. There can be Active noise control (ANC), also called noise cancellation. Active noise reduction (ANR) may be a technique to reduce unwanted and unprocessed sound by the addition of a second sound specifically designed to cancel the first. The sound may be a pressure wave, or we may say the sound is that the analog signals that are processed consistent with their frequency, that is consisting of a rarefaction phase and compression phase. A noise-cancelling speaker is emitting a sound wave with an equivalent amplitude, however, with inverted phase (also called antiphase) to the original sound signal [9]. The waves are mixed to make the new wave, in an exceedingly process known as interference, and effectively cancel one another out an impression that is named phase cancellation.

Today's advanced active noise control is achieved usually through the employment of analog circuits or digital signal process. An associate adaptive algorithm, the square

 Home

 Author

 Review

Author Dashboard

1 Manuscripts with Decisions

Start New Submission

Legacy Instructions

5 Most Recent E-mails

Manuscripts with Decisions

ACTION	STATUS	ID	TITLE	SUBMITTED	DECISIONED
	EIC: Fleyeh, Hasan	JISYS.2017.0509	Noise Reduction using Modified Wiener Filter in Digital Hearing Aid for Speech Signal Enhancement View Submission	09-Oct-2017	06-Mar-2018
	Accept (06-Mar-2018) view decision letter				

Advertisement

Advertisement

Advertisement

Advertisement

BROWSE

MY SETTINGS

GET HELP

WHAT CAN I ACCESS?

SUBSCRIBE

Browse Conferences > Signal Processing And Communi...

Back to Results

Complex-multiplier implementation for pipelined FFTs in FPGAs

Sign In or Purchase
to View Full Text

167
Full
Text Views

2
Author(s)

M. Aravind Kumar ; K. Manjunatha Chari

View All Authors

Related Articles

A modified version of rate-monotonic scheduling algorithm and its' efficiency as...

Operating system performance in support of real-time middleware

A scheduling technique providing a strict isolation of real-time threads

View All

Abstract	Authors	Figures	References	Citations	Keywords	Metrics	Media
----------	---------	---------	------------	-----------	----------	---------	-------

Abstract:

Different approaches for implementing a complex multiplier in pipelined FFT are considered and implemented to find an efficient one in this paper. The design is implemented in VHDL and design is synthesized on FPGA to know the performance. The design is implemented with a focus of reducing the resources used. Some approaches resulted in the reduced number of DSP blocks and others resulted in reduced number of LUTs. Analysis of Synthesis results is performed for different widths (bit lengths) of complex multiplier approaches.

Published in:

Signal Processing And Communication Engineering Systems (SPACES), 2015 International Conference on

Date of Conference:

2-3 Jan. 2015

INSPEC Accession Number:

14984712

Date Added to IEEE Xplore:

12 March 2015

DOI:

10.1109/SPACES.2015.7058232

ISBN Information:

Publisher:

IEEE

Conference Location:

Guntur, India

Advertisement

Download PDF

Download Citations

View References

Email

Read the full document

Keywords

IEEE Keywords

Delays, Field programmable gate arrays, Discrete Fourier transforms, Computer architecture, Shift registers, Adders, Educational institutions

Abstract

Authors

Figures

References

[Print](#)[Request Permissions](#)[Export to Collabratec](#)[Alerts](#)**INSPEC: Controlled Indexing**

table lookup, fast Fourier transforms, field programmable gate arrays, hardware description languages, multiplying circuits, signal processing

[Citations](#)[Keywords](#)[Back to Top](#)**INSPEC: Non-Controlled Indexing**

LUT, complex-multiplier implementation, pipelined FFT, FPGA, VHDL, DSP blocks

Author Keywords

utilization and twiddle factors, VHDL, FFT, FPGAs, complex multiplier, LUT, DSP block

Authors

M. Aravind Kumar

Electronics & Communication Engineering, Research scholar, GIT AM University, HYDERABAD, TELAGANA, India

K. Manjunatha Chari

Electronics & Communication Engineering, GIT AM University, Bhimavaram, A.P, India

Related Articles

A modified version of rate-monotonic scheduling algorithm and its' efficiency assessment
M. Naghibzadeh

Operating system performance in support of real-time middleware
D.C. Schmidt; M. Deshpande; C. O'Ryan

A scheduling technique providing a strict isolation of real-time threads
U. Brinkschulte; J. Kreuzinger; M. Pfeffer; T. Ungerer

A static timing analysis environment using Java architecture for safety critical real-time systems
E.Y.-S. Hu; G. Bernat; A. Wellings

Performance evaluation of a probabilistic replica selection algorithm
S. Krishnamurthy; W.H. Sanders; M. Cukier

Handling FT-CORBA compliant interoperable object group references
R. Baldoni; C. Marchetti; R. Panella; L. Verde

Compression of image block means for non-equal block size partition schemes using Delaunay triangulation and prediction
N.N. Ponomarenko; K. Egiazarian; V.V. Lukin; J.T. Astola

Object testing in ITEE
S. Ohara; F. Tsunoda; H. Maezawa; M. Hui; T. Wang; P.C.Y. Sheu; R. Paul

Application of object-oriented design to Knowledge Amplification by Structured Expert Randomization (KASER)
S.H. Rubin; R.J. Rush; M.G. Ceruti

On the performance of STAR: an efficient delay-bound, low-cost multicast algorithm
Shu Li; R. Melhem; T.F. Znati

IEEE Account	Purchase Details	Profile Information	Need Help?
» Change Username/Password	» Payment Options	» Communications Preferences	» US & Canada: +1 800 678 4333
» Update Address	» Order History	» Profession and Education	» Worldwide: +1 732 981 0060
	» View Purchased Documents	» Technical Interests	» Contact & Support

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Sitemap](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
© Copyright 2017 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

An Efficient VLSI Architecture Decimation-in-Frequency Fast Fourier Transform Algorithm for Real-Valued Data

M.Aravind Kumar¹, Dr K.Manjunath Achari²

¹ Research Scholar, ²Professor & Head of the Department Ece.
Department of ECE, Gitam University, Hyderabad, AP, INDIA
aravindkumarmtech@gmail.com & manjunath4005@gmail.com

Abstract - The Decimation-in-frequency (DIF) fast Fourier Transform (FFT) for real-valued applications, like speech/image/video processing, bio medical signal processing, and time-series analysis, etc. Besides the DIF FFT butterfly involves less computation time than DIT counterpart. In this paper, we presents an efficient architecture for radix-2 DIF real real-valued FFT (RFFT). We presents here the necessary mathematical formulation for removing the redundancies in the radix-2 DIF RFFT, and present a formulation to regularize its flow graph to facilitate folded computation with a simple control unit. We propose here a register based storage design which involves significantly less area at the cost of higher latency compared with the conventional RAM-based storage. The address generation for folded in-place DIF RFFT computation with register based storage is challenging since both read and write operations are performed in the same clock cycle at different locations. Therefore we presents here a simple formulation of address generation for the proposed radix-2 DIF RFFT structure.

Keywords: DIF-FFT, RFFT, FPGA

I. INTRODUCTION

Fast Fourier Transform (FFT) is a commonly used technique for the computation of Discrete Fourier Transform (DFT). DFT calculations are required in the fields like filtering, spectral analysis, etc. to calculate the frequency spectrum or to identify a system's frequency response from its impulse response and vice versa. FFT is used in digital video broadcasting and OFDM systems. Much research has been carried out to design pipelined architectures for computation of FFT. The basic one is Radix-2 FFT. Based on the radix-2 FFT approach many algorithms have been developed which includes radix-4, split-radix, etc. A popularly known algorithm is Cooley-Tukey radix-2 FFT. Radix-2 Multipath Delay Commutator (R2MDC) is a classical approach for pipelined implementation of FFT architecture. Radix-2 Single-path Delay Feedback (R2SDF) is another approach with reduced memory obtained by a standard usage of storage buffer in R2MDC [1][2].

Most of the algorithms require hardware complexity, and there is no complete hardware utilization. The basic aspects like high throughput and low power consumption are required to speed and power requirements, keeping the hardware overhead to a minimum. This paper presents a technique to design the architecture from the FFT flow graph.

A. Related Work:

Previously, in the past various algorithms for computation of RFFT is presented. But they did not have proper regular geometry. This is very important for deriving pipelined architecture. Firstly pipelined architecture for the real-valued signal was designed. But it is restricted to only radix-2 and 4 parallel RFFT architecture. Also, it has only real datapaths. To derive FFT architecture for real and complex inputs a design is presented. But in this architecture, even after removing redundant operations, it still calculates these samples. Again, there was no full hardware utilization of architecture derived in this paper. In pipelined RFFT architecture is derived but it has more hardware complexity than our proposed architecture as it has some adders, multipliers and delays than radix-2³algorithm.

1) FFT Architecture via Folding Transformation:

Folding Transformation and Register minimization techniques are used to derive several FFT architectures. The whole process is explained with the help of 8-point radix-2 DIF FFT which can be extended to different radices. The flow graph of 8-point radix-2 DIF FFT is illustrated in below




Fig. 1. Flow graph of a radix-2 8-point DIF FFT